Dieses Jobangebot ist archiviert und steht nicht mehr zur Verfügung.
Vakante Jobangebote finden Sie unter Projekte.
Vakante Jobangebote finden Sie unter Projekte.
Verification Engineer
Eingestellt von PROTEUS EUROPE
Gesuchte Skills: Engineer, Design, Designer
Projektbeschreibung
Job description
The job involves block verification within digital ASIC projects.
The goal of the block verification is to verify that the functional requirements of our blocks are fulfilled before tape-out of the ASIC.
The work includes: ' Verification planning ' Verification specification ' Verification environment (creation/adaptation/maintenance). ' Test case creation ' Usage of uVC´s ' Development of uVC´s (if needed) ' Usage of reference models (if needed) ' Constrained random testing (if needed) ' Creation of Coverage Matrix ' Writing Verification Reports ' Etc.
Most of the verification uses constrained random methodology but also dedicated test-vectors and assertions are used.
A successful candidate is an experienced verification engineer with Specman competence as well as good understanding and knowledge about HW designs. Knowledge and experience in System Verilog is also appreciated.
Both written and spoken English skills are required. Personal profile should also include a positive attititude, a desire to assist fellow engineers, structured way of working, care with details and a natural talent in communicating with others.
You enjoy working both independently and in a small team and you are focused on reaching result on time. As a person you must be thorough and able to work with many different people. The work will be carried out in close cooperation with the block designer.
Required competence ' Experienced in using the Specman tools ' Excellent programming skills (E) ' Good programming skills (C) ' Experience of SW design for an Embedded environment ' Knowledge of hardware design (VHDL/Verilog) ' Knowledge of verification methodology
Wanted competence
" Experience in HW verification using eg OVM/UVM ' Experience in system level verification ' Experience in System Verilog ' Experienced in WCDMA, GSM and/or LTE systems
The job involves block verification within digital ASIC projects.
The goal of the block verification is to verify that the functional requirements of our blocks are fulfilled before tape-out of the ASIC.
The work includes: ' Verification planning ' Verification specification ' Verification environment (creation/adaptation/maintenance). ' Test case creation ' Usage of uVC´s ' Development of uVC´s (if needed) ' Usage of reference models (if needed) ' Constrained random testing (if needed) ' Creation of Coverage Matrix ' Writing Verification Reports ' Etc.
Most of the verification uses constrained random methodology but also dedicated test-vectors and assertions are used.
A successful candidate is an experienced verification engineer with Specman competence as well as good understanding and knowledge about HW designs. Knowledge and experience in System Verilog is also appreciated.
Both written and spoken English skills are required. Personal profile should also include a positive attititude, a desire to assist fellow engineers, structured way of working, care with details and a natural talent in communicating with others.
You enjoy working both independently and in a small team and you are focused on reaching result on time. As a person you must be thorough and able to work with many different people. The work will be carried out in close cooperation with the block designer.
Required competence ' Experienced in using the Specman tools ' Excellent programming skills (E) ' Good programming skills (C) ' Experience of SW design for an Embedded environment ' Knowledge of hardware design (VHDL/Verilog) ' Knowledge of verification methodology
Wanted competence
" Experience in HW verification using eg OVM/UVM ' Experience in system level verification ' Experience in System Verilog ' Experienced in WCDMA, GSM and/or LTE systems
Projektdetails
Geforderte Qualifikationen
-
Kategorie:
Medien/Design, Ingenieurwesen/Technik