Dieses Jobangebot ist archiviert und steht nicht mehr zur Verfügung.
Vakante Jobangebote finden Sie unter Projekte.

Digital (Mixed Signal) Verification Engineer (m/f)

Eingestellt von SOLCOM GmbH aus Reutlingen

Gesuchte Skills: Engineer, Python, Perl, Unix

Projektbeschreibung

Currently we are looking for a Digital (mixed signal) verification engineer (m/f).

Your daily tasks include:
+ The device contains a microcontroller
+ The tests are based on C and SystemVerilog/UVM
+ The analog blocks are modeled via real value models in Verilog

+ Have at least 4 years experience in pre-silicon digital verification (optional AMS-verification)
+ Ability to debug complex mixed signal systems
+ Have an in-depth knowledge and project experience of SystemVerilog, Verilog, OVM, UVM and/or SVA
+ Ability to write small test programs in C
+ Have a good knowledge of Unix programming languages such as shell, Perl and Python
+ Any knowledge of mixed-signal verification would be beneficial (at real value modeling level)
+ English written and spoken

Are you interested? Please send us your CV including the date of your availability and your hourly rate.

Projektdetails

  • Vertragsart:

    Contract

  • Berufserfahrung:

    Keine Angabe

Geforderte Qualifikationen

SOLCOM GmbH

  • Straße:

    Schuckertstr. 1

  • Ort:

    72766 Reutlingen, Deutschland