Dieses Jobangebot ist archiviert und steht nicht mehr zur Verfügung.
Vakante Jobangebote finden Sie unter Projekte.

FPGA/RTL Design Engineer

Eingestellt von CompuCom

Gesuchte Skills: Design, Engineer

Projektbeschreibung

FPGA/RTL DESIGN ENGINEER SANTA CLARA, CA CONTRACT OPPORTUNITY

You re covered with COMPUCOM. We offer our temporary employees full benefits. Always have. Always will. Join us!

We re looking for an Engineer to translate an existing Verilog Design to Altera FPGA fabrics, including timing closure/design modification/simulation/verification of the translation.

The RTL models a simple 100Gbps packet pipeline and runs at ~480MHz and ~160MHz and it represents the on-die portion of the design so there are no IO connections (the ends of the pipeline connect to a generic FIFO interface that would then talk to MACs). The candidate will convert existing test benches and enhance as necessary to test. This is not for production but would be to fully test and compare in Proof-of-Concept. FPGA target would be the current lead Altera products (eg, Stratix 5) and potentially include the next-gen Altera products (eg, Stratix 10).

The core of the work is targeting the RTL to the two Altera architectures and closing timing. Near term is to take this to a pre-Si confidence point that the resource, power, and timing results are representative. If frequency targets aren't reached the employee would need to tune the RTL to try to reach the targets and look at alternatives to meet timing closure. The required skill set then would include familiarity with Altera FPGA design and tool chain and ability to optimize/tune RTL for an Altera FPGA.

We need somebody who has strong design skills in general as depending on the tuning, this will likely involve more than simply running the RTL through the flow.

- 5+ years of relevant experience required
- Primary Skills: FPGA design (RTL, P&R, timing analysis/closure, power analysis, etc.), Verilog RTL design and optimization, Altera tool chain and environment
- Secondary Skills: Networking, Packet Processing Detail: Take an existing base of fairly generic Verilog and port to an Altera FPGA fabric.

Please include a daytime phone number where you can best be reached along with your resume. Please also include a brief cover letter outlining your experience as related to this job requirement. CompuCom is an Equal Opportunity Employer. No 3rd party/recruiters please.

Dallas-based CompuCom Systems, Inc. is a leading provider of end-user enablement, service experience management, and cloud technology services to Fortune 1000 companies. CompuCom partners with enterprises to develop smarter ways they can work, grow and produce value for their business. Founded in 1987, privately held CompuCom has approximately 11,500 associates and supports more than 4 million end users in North America.

Projektdetails

  • Einsatzort:

    Santa Clara, Vereinigte Staaten

  • Projektbeginn:

    asap

  • Projektdauer:

    Keine Angabe

  • Vertragsart:

    Contract

  • Berufserfahrung:

    Keine Angabe

Geforderte Qualifikationen

  • Kategorie:

    Medien/Design, Ingenieurwesen/Technik

  • Skills:

    design, engineer

CompuCom