Dieses Jobangebot ist archiviert und steht nicht mehr zur Verfügung.
Vakante Jobangebote finden Sie unter Projekte.

ASIC, FPGA Test Engineer (Design for Testability) - DFT, low Power aud

Eingestellt von John Whelan Associates Ltd

Gesuchte Skills: Design, Engineer

Projektbeschreibung

Are you a senior engineer who has worked with Philips and/or NXP design workflows?

In addition do you have experience of designing and developing DFT (design for testability) based test programs for ASIC/FPGA?

We are urgently searching for senior test specialists with experience of DFT to develop test programs and interfaces to test automation systems for low power ASIC design and validation projects concerning audio processing.

Our customer has requested a senior engineer with over 10 years industrial experience and in this context we anticipate a pay rate of circa 62 per hour, depending on relevant skills match.

Ideally candidates will have some Dutch/Flemish language skills, but this may not be a stopping point if your experience of DFT is strong.

Further information regarding skills and abilities available, please send your CV and contact telephone number.

Projektdetails

  • Einsatzort:

    Leuven, Belgien

  • Projektbeginn:

    asap

  • Projektdauer:

    4 months + Extension

  • Vertragsart:

    Contract

  • Berufserfahrung:

    Keine Angabe

Geforderte Qualifikationen

  • Kategorie:

    Medien/Design, Ingenieurwesen/Technik

  • Skills:

    design, engineer

John Whelan Associates Ltd